A Digitally Controlled Oscillator in a 65-nm CMOS process for SoC clock generation - Université Pierre et Marie Curie Accéder directement au contenu
Communication Dans Un Congrès Année : 2011

A Digitally Controlled Oscillator in a 65-nm CMOS process for SoC clock generation

Résumé

This paper presents a CMOS 1.1-2.8 GHz 10 bits digitally controlled oscillator (DCO) for high speed clocking of SoCs. The DCO includes only 269 tuning cells, which is possible thanks to an original algorithm based on weighted combined thermometer code, used for the DCO frequency control. The control circuit of the DCO includes only binary-to-thermometer decoders: that was possible with the proposed technique of virtual extension of number of the DCO ring. It was implemented in 65- nm CMOS technology, with semi-custom layout design allowed to optimize the area on silicon. The design was validated by transistor-level ELDO extracted schematic simulation. Oscillator shows a good linearity in the frequency tunning range, with average power consumption 6mW/GHz with 1.1V supply voltage. Typical phase noise with 1MHz offset and 2GHz carrying frequency is -86.12dBc/Hz.
Fichier non déposé

Dates et versions

hal-00683074 , version 1 (27-03-2012)

Identifiants

Citer

Eldar Zianbetov, François Anceau, Mohammad Javidan, Dimitri Galayko, Eric Colinet, et al.. A Digitally Controlled Oscillator in a 65-nm CMOS process for SoC clock generation. ISCAS 2011 - IEEE International Symposium on Circuits and Systems, May 2011, Rio de Janeiro, Brazil. pp.2845-2848, ⟨10.1109/ISCAS.2011.5938198⟩. ⟨hal-00683074⟩
201 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More