Hybrid strategy for stencil computations on the APU - Université Pierre et Marie Curie Accéder directement au contenu
Communication Dans Un Congrès Année : 2014

Hybrid strategy for stencil computations on the APU

Issam Said
Henri Calandra
  • Fonction : Auteur

Résumé

Stencil computations are very regular and well adapted to GPU execution. However, the PCI-E bus that connects a discrete GPU to the system memory has a relatively low bandwidth when compared to the GPU compute power. The AMD APU architecture contains both CPU and GPU on the same chip and shared memory between them, which enables to bypass this PCI-E bus. In this paper, we devise a strategy or hybrid deployments on the CPU and the integrated GPU of the APU. For the task-parallel deployment, we rely on the CPU to process the diverging parts of the application. For the data-parallel deployment, we balance the workloads of the CPU and the GPU to achieve the best performance. Our strategy is tested on different stencil computations and we achieve a 20 to 30% gain in performance in the best cases.
Fichier non déposé

Dates et versions

hal-01213556 , version 1 (08-10-2015)

Identifiants

  • HAL Id : hal-01213556 , version 1

Citer

Pacôme Eberhart, Issam Said, Pierre Fortin, Henri Calandra. Hybrid strategy for stencil computations on the APU. The 1st International Workshop on High-Performance Stencil Computations, Jan 2014, Vienna, Austria. pp.43-49. ⟨hal-01213556⟩
98 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More