Specification and Implementation of Digital Hopfield-Type Associative Memory with On-Chip Training - Département d'informatique Accéder directement au contenu
Article Dans Une Revue IEEE Transactions on Neural Networks Année : 1992

Specification and Implementation of Digital Hopfield-Type Associative Memory with On-Chip Training

Résumé

This paper addresses the definition of the requirements for the design of a neural network associative memory, with on-chip training, in standard digital CMOS technology. We investigate various learning rules which are integrable in silicon, and we study the associative memory properties of the resulting networks. We also investigate the relationships between the architecture of the circuit and the learning rule, in order to minimize the extra circuitry required for the implementation of training. We describe a 64-neuron associative memory with on-chip training, which has been manufactured, and we outline its future extensions. Beyond the application to the specific circuit described in the paper, the general methodology for determining the accuracy requirements can be applied to other circuits and to other auto-associative memory architectures.
Fichier principal
Vignette du fichier
IEEE-TroNN-1991-HopfieldTraining.pdf (54.69 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-00700043 , version 1 (22-05-2012)

Identifiants

Citer

Anne Johannet, L. Personnaz, G. Dreyfus, Jean-Dominique Gascuel, M. Weinfeld. Specification and Implementation of Digital Hopfield-Type Associative Memory with On-Chip Training. IEEE Transactions on Neural Networks, 1992, 3 (4), pp.529-539. ⟨10.1109/72.143369⟩. ⟨hal-00700043⟩
257 Consultations
447 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More