R. S. Patti-]-w.-yun-jie, D. Houzet, S. Huet, M. Khalid, D. Houzet et al., A Programming Model and a NoC-Based Architecture for Streaming Applications, Digital System Design: Architectures Houzet, uspider: a CAD tool for efficient NoC design, Proceedings of the IEEE 13th Euromicro Conference on, pp.1214-1224, 2004.

. Legrand, Evaluation and Design Space Exploration of a Time-Division Multiplexed NoC on FPGA for Image Analysis Applications, EURASIP Journal on Embedded Systems, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00455123

M. H. Jabbar, O. Hammami, I. , A. Dhabi, F. Darve et al., A study of 3D Network-on-Chip design for data parallel H.264 coding Physical Implementation of an Asynchronous 3D- NoC Router Using Serial Vertical Links, VLSI (ISVLSI) Pavlidis and E. G. Friedman, 3-D Topologies for Networks-on-Chip, Very Large Scale Integration (VLSI) Systems, IEEE Computer Society Annual Symposium on Performance analysis of 3D-IC for multi-core processors in sub-65nm CMOS technologies, Circuits and Systems (ISCAS) Proceedings of 2010 IEEE International Symposium on, pp.1-6, 2007.

B. S. Feero and P. P. Pande, Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation, IEEE Transactions on Computers, vol.58, issue.1, pp.58-90, 2009.
DOI : 10.1109/TC.2008.142

M. B. Healy, K. Athikulwongse, R. Goel, M. M. Hossain, D. H. Kim et al., Design and analysis of 3D-MAPS: A many-core 3D processor with stacked memory, IEEE Custom Integrated Circuits Conference 2010, pp.1-4, 2010.
DOI : 10.1109/CICC.2010.5617464

C. Mineo, R. Jenkal, S. Melamed, and W. R. Davis, Inter-die signaling in three dimensional integrated circuits, Custom Integrated Circuits Conference, pp.655-658, 2008.

]. S. Craven, C. Patterson, and P. Athanas, Configurable Soft Processor Arrays Using the OpenFire Processor, Proceedings of the 8th Annual Conference on Military and Aerospace Programmable Logic Devices, 2005.