F. Abbaspour, M. Brandner, and . Schoeberl, A time-predictable stack cache, 16th IEEE International Symposium on Object/component/service-oriented Real-time distributed Computing (ISORC 2013), 2013.
DOI : 10.1109/ISORC.2013.6913225

URL : https://hal.archives-ouvertes.fr/hal-01108105

C. Ferdinand, R. Heckmann, and B. Franzen, Static memory and timing analysis of embedded systems code, Proc. of Symposium on Verification and Validation of Software Systems, pp.153-163, 2007.

C. Ferdinand and R. Wilhelm, Efficient and precise cache behavior prediction for real-time systems, Real-Time Systems, vol.17, issue.2/3, pp.131-181, 1999.
DOI : 10.1023/A:1008186323068

R. Matthew, J. S. Guthaus, D. Ringenberg, T. M. Ernst, T. Austin et al., MiBench: A free, commercially representative embedded benchmark suite, Proc. of the Workshop on Workload Characterization, WWC'01, 2001.

F. Jordan, M. Brandner, and . Schoeberl, Static analysis of worst-case stack cache behavior, Proceedings of the 21st International conference on Real-Time Networks and Systems, RTNS '13, pp.55-64, 2013.
DOI : 10.1145/2516821.2516828

S. Hsien-hsin, M. Lee, G. S. Smelyanskiy, C. J. Tyson, and . Newburn, Stack value file: Custom microarchitecture for the stack, Proc. of the International Symposium on High-Performance Computer Architecture, HPCA'01, pp.5-14, 2001.

S. Park, H. Woo-park, and S. Ha, A Novel Technique to Use Scratch-pad Memory for Stack Management, 2007 Design, Automation & Test in Europe Conference & Exhibition, pp.1-6, 2007.
DOI : 10.1109/DATE.2007.364509

I. Reineke, H. D. Liu, S. Patel, E. A. Kim, and . Lee, PRET DRAM controller, Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, CODES+ISSS '11, pp.99-108, 2011.
DOI : 10.1145/2039370.2039388

M. Schoeberl, B. Huber, and W. Puffitsch, Data cache organization for accurate timing analysis. Real-Time Systems, pp.1-28, 2013.
DOI : 10.1007/s11241-012-9159-8

M. Schoeberl, P. Schleuniger, W. Puffitsch, F. Brandner, C. W. Probst et al., Towards a Time-predictable Dual-Issue Microprocessor: The Patmos Approach, OASICS, vol.18, pp.11-21, 2011.
URL : https://hal.archives-ouvertes.fr/inria-00585320

R. T. White, C. A. Healy, D. B. Whalley, F. Mueller, and M. G. Harmon, Timing analysis for data caches and set-associative caches, Proceedings Third IEEE Real-Time Technology and Applications Symposium, pp.192-203, 1997.
DOI : 10.1109/RTTAS.1997.601358

R. Wilhelm, D. Grund-reineke, M. Schlickling, M. Pister, and C. Ferdinand, Memory Hierarchies, Pipelines, and Buses for Future Architectures in Time-Critical Embedded Systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.28, issue.7, pp.966-978, 2009.
DOI : 10.1109/TCAD.2009.2013287