Filter your results
- 9
- 5
- 10
- 4
- 13
- 5
- 2
- 4
- 2
- 1
- 5
- 14
- 14
- 4
- 2
- 1
- 1
- 10
- 7
- 6
- 4
- 4
- 3
- 3
- 2
- 2
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
|
|
sorted by
|
3D IC Implementation for MPSOC Architectures: Mesh and Butterfly Based NoCASQED 2012 - 4th Asia Symposium on Quality Electronic Design, Jul 2012, Penang, Malaysia. pp.155-159, ⟨10.1109/ACQED.2012.6320492⟩
Conference papers
hal-00937471v1
|
|||
|
3D Multiprocessor with 3D NoC Architecture Based on Tezzaron TechnologyIEEE International 3D System Integration Conference (3DIC), Jan 2012, Osaka, Japan. 3D Applications - p.2-18
Conference papers
hal-00665217v1
|
||
|
A Low Complexity Block Turbo Decoder ArchitectureIEEE Transactions on Communications, 2008, 56 (12), pp.1985-1987. ⟨10.1109/TCOMM.2008.050636⟩
Journal articles
hal-01229088v1
|
||
16PE 3D-MESH NOC Based 3D Multicore Design and Implementation17th Workshop on Synthesis And System Integration of Mixed Information Technologies, Mar 2012, Beppu, Japan. pp.488-489
Conference papers
hal-00665247v1
|
|||
|
Impact of 3D IC on NoC Topologies: A Wire Delay ConsiderationDSD 2013 - Digital System Design: Architectures, Methods and Tools, Sep 2013, Santander, Spain. pp.68-72
Conference papers
hal-00938984v1
|
||
Migrating Single FPGA Chip Multiprocessor with Network on Chip to 65nm & 45nm ASICIEEE - 2011 23rd International Conference on Microelectronics (ICM), Dec 2011, Hammamet, Tunisia. pp.1
Conference papers
hal-00665211v1
|
|||
|
3D IC 2-tier 16PE Multiprocessor with 3D NoC Architecture Based on Tezzaron TechnologyIP-Embedded System Conference and Exhibition (IP-SoC 2011), Dec 2011, Grenoble, France. pp.1
Conference papers
hal-00665170v1
|
||
|
Smoothing PLLs for QAM Dynamical Phase EstimationICC 2009 - IEEE International Conference on Communications, Jun 2009, Dresden, Germany. pp.100, ⟨10.1109/ICC.2009.5199465⟩
Conference papers
hal-01224236v1
|
||
NOC-based MPSoC design and implementation on FPGA: DCT applicationASQED 2012 - 4th Asia Symposium on Quality Electronic Design, Jul 2012, Penang, Malaysia. pp.277-285, ⟨10.1109/ACQED.2012.6320516⟩
Conference papers
hal-00937492v1
|
|||
|
On the Hybrid Cramér-Rao Bound and Its Application to Dynamical Phase EstimationIEEE Signal Processing Letters, 2008, 15, pp.453-456. ⟨10.1109/LSP.2008.921461⟩
Journal articles
hal-01239443v1
|
||
Case Study: Quantitative Evaluation of C-Based High-Level Synthesis SystemsEURASIP Journal on Embedded Systems, 2008, pp.ID685128. ⟨10.1155/2008/685128⟩
Journal articles
hal-00345578v1
|
|||
|
3D MPSoC Design Using 2D EDA tools: Analysis of ParametersDATE 2013 - Design, Automation and Test in Europe, Mar 2013, Grenoble, France. pp.1-2
Conference papers
hal-00938964v1
|
||
|
Analytic and Asymptotic Analysis of Bayesian Cramér-Rao Bound for Dynamical Phase Offset EstimationIEEE Transactions on Signal Processing, 2008, 56 (1), pp.61-70. ⟨10.1109/TSP.2007.906760⟩
Journal articles
hal-01225814v1
|
||
|
A quantitative evaluation of C-based synthesis on heterogeneous embedded systems designIEEE-ISCAS2008 Conference, Jun 2008, Seattle, United States. pp.368-371, ⟨10.1109/ISCAS.2008.4541431⟩
Conference papers
hal-00322712v1
|